

**In the Claims:**

Please amend claims 3 and 20. The claims are as follows:

1. (Previously Presented) An integrated circuit comprising:

a set of bitlines;

a set of data lines;

a coupling circuit that couples each respective data line to a first respective bitline or to a second respective bitline based on a steering signal, said second respective bitline being adjacent to said first respective bitline; and

a circuit that maintains said first respective bitline at a desired potential after said data line is coupled to said second bitline.

2. (Original) The integrated circuit of claim 1, wherin a number of said bitlines in said set of bitlines exceeds a number of data lines in said set of data lines.

3. (Currently Amended) The integrated circuit of claim 2, wherin each said data line is coupled to only one of said bitlines and each said data line is coupled to a different bitline.

4. (Original) The integrated circuit of claim 1, wherin said first respective bitline maintained at said desired potential is a failed bitline.

5. (Original) The integrated circuit of claim 1, wherein said desired potential is ground.

6. (Original) The integrated circuit of claim 1, wherein said data lines transfer data in parallel to said bitlines and said bitlines are coupled in parallel to one or more memory cells.

7. (Original) The integrated circuit of claim 1, wherein all said data lines in said set of data lines are arranged in a serial order and further including:

means for coupling each data line, after said data that has been coupled to said second respective bitline, to corresponding respective second bitlines.

8. (Original) The integrated circuit of claim 1, wherein said steering signal indicates which bitlines of said set of bitlines are failed bitlines.

9. (Original) A method of replacing, in an integrated circuit having a multiplicity of data lines and a multiplicity of bitlines, a first bitline with a second bitline comprising:

providing a set of said multiplicity of said bitlines;  
providing a set of said multiplicity of said data lines;  
coupling each respective data line to a first respective bitline or to a second respective bitline based on a steering signal, said second respective bitline being adjacent to said first respective bitline; and  
maintaining said first respective bitline at a desired potential after said data line is coupled to said second bitline.

10. (Original) The method of claim 9, wherein a number of said bitlines in said set of bitlines exceeds a number of data lines in said set of data lines.

11. (Original) The method of claim 10, wherein each said data line is coupled to only one said bitlines and each said data line is coupled to a different bitline.

12. (Original) The method of claim 9, wherein said first respective bitline maintained at said desired potential is a failed bitline.

13. (Original) The method of claim 9, wherein said desired potential is ground.

14. (Original) The method of claim 9, wherein said data lines transfer data in parallel to said bitlines and said bitlines are coupled in parallel to one or more memory cells.

15. (Original) The method of 9 wherein all said data lines in said set of data lines are arranged in a serial order and further including:

coupling each data line, after said data that has been coupled to said second respective bitline, to corresponding respective second bitlines.

16. (Original) The method of claim 9, wherein said steering signal indicates which bitlines of said set of bitlines are failed bitlines.

17. (Original) A content addressable memory comprising:

a set of bitlines;

a set of data lines, a number of said input data lines less than a number of said bitlines;

a set of read lines, a number of said read lines equal to said number of said data lines, each said read line coupled to one corresponding bitline of said set of bitlines; means for coupling each respective data line to a first respective bitline or to a second respective bitline based on a steering signal, said second respective bitline being adjacent to said first respective bitline; means for directing a first respective read line coupled to said first respective bitline to a second respective read line coupled to said second respective bitline in response to said steering signal; and means for maintaining said first respective bitline at a known fixed state after said data line is coupled to said second bitline.

18. (Original) The content addressable memory of claim 17, wherein all said data lines in said set of data lines are arranged in a serial order and all said read lines in said set of read lines are arranged in a serial order and further including:

means for coupling each data line, after said data that has been coupled to said second respective bitline, to corresponding respective second bitlines; and means for switching each read line, after said read line that is switched to said immediately adjacent read line, to corresponding immediately adjacent read lines.

19. (Original) The content addressable memory of claim 17, further including:  
one or none bitlines between said first respective bitline and said second respective bitline; and

one or none read lines between said first respective read line and said second respective read line.

20. (Currently Amended) The content addressable memory of claim 17, wherein said steering signal indicates which bitlines of said set of bitlines are failed bitlines and is derived from fuse latches.

S/N 10/065,723

6

PAGE 7/12 \* RCVD AT 7/5/2005 12:33:24 PM [Eastern Daylight Time] \* SVR:USPTO-EFXRF-1/4 \* DNIS:8729306 \* CSID: \* DURATION (mm:ss):03-08